ASSEMBLY NOTES:
Ferrite beads are inserted between 5 Volts and
the 5 Volts and 5 Volts (5 5 Volt) lines.
P1, P2, P3, P4, P5, P6, P7, P8, P9, P10,
J1: ULN2003 (D0) only Resistor Network (091 style)
J2: Criss cross R4 and R5:
Z7: Install 10K Pullup only Resistor Network (091 style)
J1: EURO-Style .100" unshrouded header. 34 pins
P1, P2, J2: Elevated Stackthrough EURO-style
Ferrite beads are inserted between {5 Volts and
3. Z7: Install 10K Pullup only Resistor Network (091 style)
Jumpers installed as shown
2. Connect U2.12-U2.4 (D0)
4. Criss cross R4 and R5:
3. Z7: Install 10K Pullup only Resistor Network (091 style)
TPLH=INTOOUT1
TPZH=INTOOUTZH
TPHZ=INTOOUTHZ
TPLZ=INTOOUTLZ

A1

DSBL

Q

TRIBUF

TPLH=INTOOUT1
TPZH=INTOOUTZH
TPHZ=INTOOUTHZ
TPLZ=INTOOUTLZ

A2

DSBL

Q

TRIBUF

TPLH=INTOOUT1
TPZH=INTOOUTZH
TPHZ=INTOOUTHZ
TPLZ=INTOOUTLZ

A3

DSBL

Q

TRIBUF

TPLH=INTOOUT1
TPZH=INTOOUTZH
TPHZ=INTOOUTHZ
TPLZ=INTOOUTLZ

A4

DSBL

Q

TRIBUF

TPLH=INTOOUT1
TPZH=INTOOUTZH
TPHZ=INTOOUTHZ
TPLZ=INTOOUTLZ

G

Y1

Y2

Y3

Y4

54HC244

Copyright (c) 1985-1992 Viewlogic Systems, Inc.
TPLH=@INTOOUT1  TPHL=@INTOOUT0
TPZH=@INTOOUTZH  TPZL=@INTOOUTZL
TPHZ=@INTOOUTHZ  TPLZ=@INTOOUTLZ

54HC244
Title: XC4000 Family CJ4CE Macro
Comments: 4-Bit Johnson Counter with Clock Enable & Async Clear
Date: 25th February 1993
Rev: 1
Sheet Size: A

drawn by KS
Copyright (c) 1993, Xilinx Inc.
3-State Output Buffer with Active High Enable

Title: XC4000 Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable
Date: 22nd February 1993
Sheet Size: A

Copyright (c) 1993, Xilinx Inc.

drawn by KS

Copyright (c) 1993, Xilinx Inc.

Ver: 1
Rev: A
Clk Enable & Asynchronous Preset
D Flip-Flop with an inv Clk,
XC4000 Family FDPE_1 Macro

RLOC=R0C0

drawn by KS
Copyright (c) 1993, Xilinx Inc.
8-Bit Input Buffer

Title: XC4000 Family IBUF8 Macro
Comments: 8-Bit Input Buffer
Date: 25th January 1993
Sheet Size: A
Rev: 1

drawn by KS
Copyright (c) 1993, Xilinx Inc.
Title: XBLOX Family BUS_IF08
Comments:
Date: 7/21/93
Sheet Size: A
Rev: A

Diagram of XBLOX BUS elements and their connections.
Clk Enable & Asynchronous Preset D Flip-Flop with an inv Ck
XC4000 Family FDPE_1 Macro

RLOC=R0C0

drawn by KS
Copyright (c) 1993, Xilinx Inc.
Title: XBLOX Family BUS_IF_IF16
Comments:
Date: 7/21/93
Rev: 
Shift Register Counter

11-bit Linear Feedback
XC4000 Family D2_4E Macro

Demultiplexer w/ Enable

2-Line to 4-Line Decoder/ Demultiplexer w/ Enable

Date: 19th January 1993
Ver: 1
Sheet Size: A
Rev: A

Copyright (c) 1993, Xilinx Inc.
XC4000 Family D2_4E Macro

Demultiplexer w/ Enable

2-Line to 4-Line Decoder/

Copyright (c) 1993, Xilinx Inc.
drawn by KS
Copyright (c) 1993, Xilinx Inc.

Title: XC4000 Family D2_4E Macro
Comments: 2-Line to 4-Line Decoder/
Demultiplexer w/ Enable

Date: 19th January 1993
Sheet Size: A

Ver: 1
Rev: A
XC4000 Family OBUFE Macro

3-State Output Buffer with Active High Enable

Date: 22nd February 1993
Sheet Size: A
Rev: A

Copyright (c) 1993, Xilinx Inc.
drawn by KS

Title: XC4000 Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable

Date: 22nd February 1993
Sheet Size: A
Rev: A

Copyright (c) 1993, Xilinx Inc.
XC4000 Family OBUFE Macro

3-State Output Buffer with Active High Enable

22nd February 1993

Copyright (c) 1993, Xilinx Inc.
3-State Output Buffer with Active High Enable

Title: XC4000 Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable
Date: 22nd February 1993
Sheet Size: A
Rev: 1
Ver: A

drawn by KS
Copyright (c) 1993, Xilinx Inc.
XC4000 Family OBUFE Macro

3-State Output Buffer with Active High Enable

Drawn by KS
Copyright (c) 1993, Xilinx Inc.
XC4000 Family OBUFE Macro

Title: XC4000 Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable
Date: 22nd February 1993
Sheet Size: A

drawn by KS
Copyright (c) 1993, Xilinx Inc.
XC4000 Family OBUFE Macro

3-State Output Buffer with Active High Enable

Drawn by KS
Copyright (c) 1993, Xilinx Inc.

Date: 22nd February 1993
Sheet Size: A
Rev: A
Ver: 1

Title: XC4000 Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable
XC4000 Family OBUFE Macro

3-State Output Buffer with Active High Enable

Date: 22nd February 1993
Ver: 1
Sheet Size: A
Rev: A

drawn by KS
Copyright (c) 1993, Xilinx Inc.