


Revisions				
Zone	ltr	Description	Date	Approved




**Bulk Capacitance**

**Comparator Decoupling**

**FPGA Decoupling**








**XCOUNT**



**HARVARD UNIVERSITY**  
ATMOSPHERIC RESEARCH PROJECT

TITLE: **Dual Adjustable Gate Counter Board**

PREPARED: MR	Code ID No:	Drawing No:	rev
CHECKED:	Dp	34-7001	A
ENGINEER:	1-18-2006_17:00	Scale	sheet 1




**HARVARD UNIVERSITY**  
**ATMOSPHERIC RESEARCH PROJECT**

TITLE

**SUBBUS Connector Definition**

PREPARED	MR	
CHECKED		
ENGINEER	MR	

size	Code ID No.	Drawing No.	rev
<b>A</b>			<b>4</b>
Scale		sheet	



**HARVARD UNIVERSITY**  
**ATMOSPHERIC RESEARCH PROJECT**

TITLE  
**XCHECKER Test Interface**  
**Connector Definition**

PREPARED	MR	
CHECKED		
ENGINEER	MR	

<b>XCHECKER</b>		size	Code ID No.	Drawing No.	rev
9-16-1996_13:26		<b>A</b>			<b>A</b>
Scale	NO	sheet		1 of 1	



**HARVARD UNIVERSITY**  
ATMOSPHERIC RESEARCH PROJECT

**Dual Adjustable Gate HOxCounter**

PREPARED BY: MR. [Name]  
ENGINEER: [Name]  
XCOUNT: [Value]  
DATE: 4-13-1997 14:19  
Scale: [Value]  
Sheet: 1

Strobe signals for SE529's (Disabled)

SP5	TRIG	COCK	CMOSETB	OPAD
SP4	TRIG	DONE	EXPIRE	OPAD
SP3	TRIG	PROGRAM	CMOENBL	OPAD
SP2	TRIG	INT		OPAD
SP1	TRIG	USER0	USER1	OPAD

TIMESPEC

TS	TRIG.WID.A	IPAD
TS	TRIG.WID.B	IPAD
TS	TRIG.WID.C	IPAD
TS	TRIG.WID.D	IPAD
TS	TRIG.WID.E	IPAD
TS	TRIG.WID.F	IPAD
TS	TRIG.WID.G	IPAD
TS	TRIG.WID.H	IPAD
TS	TRIG.WID.I	IPAD
TS	TRIG.WID.J	IPAD
TS	TRIG.WID.K	IPAD
TS	TRIG.WID.L	IPAD
TS	TRIG.WID.M	IPAD
TS	TRIG.WID.N	IPAD
TS	TRIG.WID.O	IPAD
TS	TRIG.WID.P	IPAD
TS	TRIG.WID.Q	IPAD
TS	TRIG.WID.R	IPAD
TS	TRIG.WID.S	IPAD
TS	TRIG.WID.T	IPAD
TS	TRIG.WID.U	IPAD
TS	TRIG.WID.V	IPAD
TS	TRIG.WID.W	IPAD
TS	TRIG.WID.X	IPAD
TS	TRIG.WID.Y	IPAD
TS	TRIG.WID.Z	IPAD

PARTTYPE=4005PG156-6



Title: XBLOX Family BUS\_IF08


Comments:

Date: 7/21/93

Ver: 1

Sheet Size: A

Rev: A



Title: XBLOX Family BUS\_IF08

Comments:

Date: 7/21/93

Ver: 1

Sheet Size: A

Rev: A



Title: XBLOX Family BUS\_IF08

Comments:

Date: 7/21/93

Ver: 1

Sheet Size: A

Rev: A



X

B[31:0]





Title: XBLOX Family BUS_IF32	
Comments:	
Date: 7/21/93	Ver: 1
Sheet Size: B	Rev: A



A

B



**HARVARD UNIVERSITY**  
**ATMOSPHERIC RESEARCH PROJECT**

PREPARED			MR		TITLE			
CHECKED					Dual Adjustable Gate Counter Control State Machine			
ENGINEER					size	Code ID No.	Drawing No.	rev
CONTROL			4-15-1996_19:33		A			
					Scale		sheet	

A

B

1

1

2

2

3

3

4

4

5


5

X

B[31:0]



Title: XBLOX Family BUS_IF32	
Comments:	
Date: 7/21/93	Ver: 1
Sheet Size: B	Rev: A



Title: XBLOX Family BUS\_IF08


Comments:

Date: 7/21/93


Ver: 1

Sheet Size: A

Rev: A



Title: XBLOX Family BUS_IF_IF16	
Comments:	
Date: 7/21/93	Ver:
Sheet Size: A	Rev:



Title: XBLOX Family BUS_IF_IF16	
Comments:	
Date: 7/21/93	Ver:
Sheet Size: A	Rev:



Title: XBLOX Family BUS\_IF08

Comments:

Date: 7/21/93

Ver: 1

Sheet Size: A

Rev: A



Title: XBLOX Family BUS\_IF02

Comments:


Date: 7/21/93

Ver:

Sheet Size: A

Rev:





Title: XC4000 Family FDC Macro


Comments: D Flip-Flop with Asynchronous Clear

Date: 23rd February 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDC Macro

Comments: D Flip-Flop with Asynchronous Clear


Date: 23rd February 1993

Ver: 1

Sheet Size: A

Rev: A

Revisions				
Zone	Itr	Description	Date	Approved



**HARVARD UNIVERSITY**  
**ATMOSPHERIC RESEARCH PROJECT**

TITLE

**SYNCH.1**

PREPARED	NTA	
CHECKED		
ENGINEER		


SYNCH	size	Code ID No.	Drawing No.	rev
6-24-1996_15:37	<b>B</b>			
Scale			sheet	

1

2

3

4



Title: XC4000 Family READBACK Macro


Comments: LCA Bitstream Readback Controller

Date: 29th March 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDC Macro


Comments: D Flip-Flop with Asynchronous Clear

Date: 23rd February 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FD Macro


Comments: D Flip-Flop

Date: 23rd December 1992

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FD Macro

Comments: D Flip-Flop


Date: 23rd December 1992

Ver: 1

Sheet Size: A

Rev: A





Title: XC4000 Family FDCE\_1 Macro


Comments: D Flip-Flop with an inverted Clk,  
Clk Enable & an Asynchronous Clr

Date: 1st March 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDCE\_1 Macro


Comments: D Flip-Flop with an inverted Clk,  
Clk Enable & an Asynchronous Clr

Date: 1st March 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDC\_1 Macro


Comments: D Flip-Flop with an inverted Clock & an Asynchronous Clear

Date: 1st March 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDCE\_1 Macro


Comments: D Flip-Flop with an inverted Clk,  
Clk Enable & an Asynchronous Clr

Date: 1st March 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDC Macro


Comments: D Flip-Flop with Asynchronous Clear

Date: 23rd February 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDC Macro


Comments: D Flip-Flop with Asynchronous Clear

Date: 23rd February 1993

Ver: 1

Sheet Size: A

Rev: A



Title: XC4000 Family FDCE\_1 Macro

Comments: D Flip-Flop with an inverted Clk,  
Clk Enable & an Asynchronous Clr


Date: 1st March 1993

Ver: 1

Sheet Size: A

Rev: A





Title: XC4000 Family FDCE\_1 Macro

Comments: D Flip-Flop with an inverted Clk,  
Clk Enable & an Asynchronous Clr

Date: 1st March 1993

Ver: 1

Sheet Size: A

Rev: A