NOTE: RT shorted to DIN

1. M-pins
2. Vcc
3. RT
4. GND
5. RD
6. CCLK
7. TRIG
8. DONE
9. DIN
10. PROG
11. CLKI
12. INIT
13. CLKO
14. RESET
15. USER0
16. USER1

HARVARD UNIVERSITY
ATMOSPHERIC RESEARCH PROJECT

XCHECKER Test Interface
Connector Definition

11-26-1996_16:59
Title: XC4000E Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable
Date: 22nd February 1995
Sheet Size: A
Ver: 1
Rev: A

Copyright (c) 1995, Xilinx Inc.
drawn by KS

Active High Enable
3-State Output Buffer with
Title: XBLOX Family BUS_IF03
Comments:
Date: 7/21/93
Sheet Size: A
Rev: A

Ver: 1

ELEM_0
ELEM_1
ELEM_2

XBLOX_BUS
ELEM

B[2:0]

B0
B1
B2

X
Title: XBLOX Family BUS_IF06
Comments:
Date: 7/21/93
Sheet Size: A
Rev: A
4-Input Sum-of-Products

XC4000E Family SOP4B1 Macro

Copyright (c) 1995, Xilinx Inc.

drawn by KS

1st March 1995
FDCE

D → Q (Q)

CE

C → CL (CLR)

RLOC=R0C0

GND
Title: XBLOX Family BUS_IF03
Comments:
Date: 7/21/93
Sheet Size: A
Rev: A

Diagram description:
- The diagram shows a bus interface with elements labeled ELEM_0, ELEM_1, ELEM_2.
- The bus interface includes connections labeled B0, B1, B2.
- The diagram is part of an Xilinx family.

Diagram elements:
- XBLOX_BUS
- ELEM_0
- ELEM_1
- ELEM_2
- B0, B1, B2

Diagram layout:
The layout is organized with elements and connections labeled according to the specified labels. The diagram is clear and well-organized, showing the connections and elements as intended.
XC4000E Family M4_1E Macro

Title: 4-to-1 Multiplexer with Enable

Date: 1st December 1994  Ver: 1
Sheet Size: A  Rev: B

Copyright (c) 1995, Xilinx Inc.
drawn by KS

Xilinx Inc.
XC4000E Family M4_1E Macro

4-to-1 Multiplexer with Enable

Copyright (c) 1995, Xilinx Inc.

drawn by KS

Copyright (c) 1995, Xilinx Inc.

Title: XC4000E Family M4_1E Macro
Comments: 4-to-1 Multiplexer with Enable
Date: 1st December 1994
Sheet Size: A
Ver: 1
Rev: B
The diagram shows a 2-to-1 multiplexer circuit. The inputs are labeled D0 and D1, with S0 as the select line. The multiplexer selects between the inputs D0 and D1 based on the value of S0. The output is labeled O. The circuit uses AND gates to combine the select line with the inputs and OR gates to combine the outputs of the AND gates to produce the final output. The circuit is part of the XC4000E Family M2_1 Macro.
XC4000E Family OBUFE Macro

3-State Output Buffer with Active High Enable

Title:  XC4000E Family OBUFE Macro
Comments:  3-State Output Buffer with Active High Enable
Date:  22nd February 1995
Ver:  1
Sheet Size: A
Rev:  A
XC4000E Family OBUFE Macro

3-State Output Buffer with Active High Enable

Date: 22nd February 1995
Sheet Size: A

Title: XC4000E Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable

Ver: 1
Rev: A
Title: XC4000E Family OBUFE Macro
Comments: 3-State Output Buffer with Active High Enable
Date: 22nd February 1995
Sheet Size: A

Copyright (c) 1995, Xilinx Inc.
drawn by KS
Title: XC4000E Family FD Macro
Comments: D Flip-Flop
Date: 23rd December 1992
Sheet Size: A
Ver: 1
Rev: A

Drawn by KS
Copyright (c) 1995, Xilinx Inc.
XC4000E Family FD Macro

D Flip-Flop

drawn by KS
Copyright (c) 1995, Xilinx Inc.

Title: XC4000E Family FD Macro
Comments: D Flip-Flop
Date: 23rd December 1992
Sheet Size: A
Ver: 1
Rev: A
Title: XC4000E Family M2_1E Macro
Comments: 2-to-1 Multiplexer with Enable
Date: 16th December 1992
Sheet Size: A
Ver: 1
Rev: A
XC4000E Family M2_1E Macro

2-to-1 Multiplexer with Enable
Title: XC4000E Family M2_1E Macro
Comments: 2-to-1 Multiplexer with Enable
Copyright (c) 1995, Xilinx Inc.
drawn by KS
Date: 16th December 1992
Sheet Size: A
Ver: 1
Rev: A

Diagram:
- Inputs: D0, E, S0, D1
- Gates: AND3, AND3B1, OR2
- Outputs: O
Title: XC4000E Family M2_1E Macro
Comments: 2-to-1 Multiplexer with Enable
Date: 16th December 1992
Sheet Size: A
Copyright (c) 1995, Xilinx Inc.
drawn by KS
Rev: A
XC4000E Family M2_1 Macro

2-to-1 Multiplexer

Title: XC4000E Family M2_1 Macro
Comments: 2-to-1 Multiplexer
Date: 14th December 1992
Sheet Size: A
Copyright (c) 1995, Xilinx Inc.

drawn by KS
Title: XBLOX Family BUS_IF03

Comments:

Date: 7/21/93

Sheet Size: A

Rev: A
Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Sheet Size: A
Ver: 1
Rev: A

Copyright (c) 1995, Xilinx Inc.
drawn by KS
XC4000E Family BUFE4 Macro

4-Bit 3-State Buffer w/ an Active High Enable

Copyright (c) 1995, Xilinx Inc.

drawn by KS
Copyright (c) 1995, Xilinx Inc.
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Sheet Size: A
Ver: 1
Rev: A
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Copyright (c) 1995, Xilinx Inc.

drawn by KS
Copyright (c) 1995, Xilinx Inc.
Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Sheet Size: A
Ver: 1
Rev: A
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Sheet Size: A

Copyright (c) 1995, Xilinx Inc.
drawn by KS

Ver: 1
Rev: A
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer
w/ an Active High Enable

Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Ver: 1
Sheet Size: A
Rev: A

Copyright (c) 1995, Xilinx Inc.

drawn by KS
Copyright (c) 1995, Xilinx Inc.
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Date: 23rd February 1995
Ver: 1
Sheet Size: A
Rev: A

Copyright (c) 1995, Xilinx Inc.
drawn by KS
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Copyright (c) 1995, Xilinx Inc.
drawn by KS

Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Ver: 1
Sheet Size: A
Rev: A
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Sheet Size: A

Copyright (c) 1995, Xilinx Inc.
Title: XC4000E Family BUFE4 Macro
Comments: 4-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Ver: 1
Rev: A
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Date: 23rd February 1995
Ver: 1
Sheet Size: A
Rev: A
XC4000E Family BUFE4 Macro
4-Bit 3-State Buffer w/ an Active High Enable

Copyright (c) 1995, Xilinx Inc.
drawn by KS

Date: 23rd February 1995
Ver: 1
Rev: A
Title: XC4000E Family D2_4E Macro
Comments: 2-Line to 4-Line Decoder/Demultiplexer w/ Enable
Date: 19th January 1995
Sheet Size: A
XC4000E Family BUFE8 Macro

8-Bit 3-State Buffer w/ an Active High Enable

Title: XC4000E Family BUFE8 Macro
Comments: 8-Bit 3-State Buffer

Date: 23rd February 1995

Sheet Size: A

Rev: 1

Copyright (c) 1995, Xilinx Inc.
drawn by KS

23rd February 1995
Rev: A
Title: XC4000E Family BUFE8 Macro
Comments: 8-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Rev: A
Sheet Size: A

Copyright (c) 1995, Xilinx Inc.
drawn by KS

XC4000E Family BUFE8 Macro
8-Bit 3-State Buffer w/ an Active High Enable

Date: 23rd February 1995
Rev: A
Sheet Size: A
XBLOX Family BUS_IF04

Title: XBLOX Family BUS_IF04
Comments:
Date: 7/21/93
Sheet Size: A
Rev: A
XC4000E Family BUFE8 Macro
8-Bit 3-State Buffer
w/ an Active High Enable

Title:
Comments:

Date: 23rd February 1995
Rev: 1
Sheet Size: A

Copyright (c) 1995, Xilinx Inc.
drawn by KS
XC4000E Family BUFE8 Macro

8-Bit 3-State Buffer
w/ an Active High Enable

Title:

Comments:

23rd February 1995

Date:

Sheet Size: A

Copyright (c) 1995, Xilinx Inc.

drawn by KS

Ver: 1

Rev: A
XC4000E Family BUFE8 Macro

8-Bit 3-State Buffer

w/ an Active High Enable

Title: XC4000E Family BUFE8 Macro
Comments: 8-Bit 3-State Buffer

Date: 23rd February 1995
Rev: 1
Sheet Size: A
Rev: A

Copyright (c) 1995, Xilinx Inc.

drawn by KS
Copyright (c) 1995, Xilinx Inc.
Title: XC4000E Family BUFE8 Macro
Comments: 8-Bit 3-State Buffer w/ an Active High Enable
Date: 23rd February 1995
Rev: 1
Sheet Size: A
Ver: 2